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Abstract
Networks On-Chip (NoC) emerged as a promising com-
munication medium for future MPSoC development. To
serve this purpose, the NoCs have to be able to efficiently
exchange all types of traffic including the collective com-
munications at a reasonable cost. The Quarc NoC is in-
troduced as a NOC which is highly efficient in performing
collective communication operations such as broadcast and
multicast. This paper presents an introduction to the Quarc
scheme and an analytical model to compute the average
message latency in the architecture. To validate the model
we compare the model latency prediction against the results
obtained from discrete-event simulations.
1 Introduction
The Network-on-Chip (NoC) concept is an emerg-
ing communication-centric architecture for future complex
System-on-chip (SoC) design providing scalable, energy ef-
ficient and reliable communication. In a NoC-based system,
different components such as computation elements, mem-
ories and specialized IP blocks exchange data using a net-
work as a communication infrastructure.
Designing a flexible on-chip communication network for
a NoC platform, which can provide the desired bandwidth
and at the same time be reused across many applications,
is a challenging task which requires trading-off between a
number of cross-cutting concerns such as performance, cost
and size. In addition to the technology in which the hard-
ware is implemented, the topology, switching method, rout-
ing algorithm and the traffic pattern are some other key fac-
tors which have direct impact on the performance of a NoC
platform.
To meet these challenges, research carried out in the
field has proposed the idea of using a packet switched
communication network for on-chip communication. A
packet switched NoC consists of an interconnection of
many routers that connect IPs together to form a given
topology in order to enable a large number of units (cores)
to communicate with each other. The underlying topology
of this architecture is the key element of on-chip network,
since it provides a low latency communication mechanism
and, when compared to traditional bus-based approaches,
resolves physical limitations due to wire latency providing
higher bandwidth and parallelism.
Deterministic routing and wormhole switching are re-
garded as the dominant routing and switching mechanism in
the NoC domain [18]. Those options mainly originate from
the resource constraints at intermediate routers [5, 18].
Most recent proposed NoC architectures have been
founded on top of ring, fat-tree or 2D mesh topologies as
they have an area efficient layout on a two dimensional sur-
face which is most suitable for NoC design. Nostrum [14],
Æthereal [6], and Xpipes [13] are some examples of archi-
tectures used for on-chip networks. The Spidergon NoC
[12] is also one of the ring-based architectures proposed re-
cently.
By adopting wormhole switching, deterministic rout-
ing and homogeneous, low-degree routers; the Spidergon
scheme aimed to address the demand for a fixed and op-
timized network on-chip architecture to realize cost effec-
tive MPSoC development. However, the edge-asymmetric
property of the Spidergon causes the number of messages
that cross each physical link varies severely, resulting in an
unbalanced traffic on network channels and, thus, leading
to poor performance of the whole network. This situation
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is even exacerbated when the network is under bursty traffic
as a result of some operations such as broadcast.
While preserving all features of the Spidergon, the Quarc
scheme introduces an extra physical link to the cross link
of the Spidergon to separate right-cross-quarter from left-
cross-quarter to balance the traffic. It also employs an
all-port router architecture to reduce the message blocking
latency during collective communication operations. The
Quarc NoC’s features result in a NoC that is highly effi-
cient in exchanging all types of traffic. In particular as pa-
per shows the Quarc NoC is highly efficient for performing
collective communication operations.
The rest of the paper is organized as follows. Section
2 introduces the Quarc NoC. It then investigates the archi-
tecture of the switches. Routing discipline, including uni-
cast and broadcast, is also presented in this section. Section
3 presents the traffic analysis and the analytical model to
compute average message latency in the Quarc NoC. The
validation and analysis are presented in Section 4. Finally,
we make concluding remarks in Section 5.
2 Quarc: A NoC Architecture
The topology of an on-chip network specifies the struc-
ture in which routers connect the IPs together. Fat tree,
mesh, torus and variations of rings are among the topolo-
gies introduced or adopted for the NoC domain.
Typically, a particular topology is selected in order to
trade-off between a number of cross-cutting measures such
as performance and cost. A number of important character-
istics that affect the decision on adopting a particular topol-
ogy are network diameter, the highest degree of nodes in
the network, regularity, scalability and synthesis cost for an
architecture.
The topology of the Quarc NoC is quite similar to that of
the Spidergon NoC. Therefore, the next section presents a
brief description of the Spidergon NoC, followed by intro-
duction of the Quarc NoC.
2.1 The Spidergon NoC
The Spidergon NoC [12] is a network architecture which
has been recently proposed by STMicroelectronics [17].
The objective of the Spidergon topology has been to ad-
dress the demand for a fixed and optimized topology to re-
alize low cost multi-processor SoC implementation. In the
Spidergon topology an even number of nodes are connected
by unidirectional links to the neighboring nodes in clock-
wise and counter-clockwise directions plus a cross connec-
tion for each pair of nodes. Each physical link is shared
by two virtual channels in order to avoid deadlock. Fig. 1
depicts a Spidergon topology of size 16 and its layout on a
chip.
Figure 1. The Spidergon topology and the on
chip layout.
The key characteristics of the this topology include good
network diameter, low node degree, homogeneous building
blocks (the same router to compose the entire network), ver-
tex symmetry and simple routing scheme. Moreover, the
Spidergon scheme employs packet-based wormhole routing
which can provide low message latency at a low cost. Fur-
thermore, the actual layout on-chip requires only a single
crossing of metal layers.
In the Spidergon NoC, two links connecting a node to
surrounding neighboring nodes carry messages destined for
half of nodes in the network, while the node is connected
to the rest of the network via the cross link. Therefore, the
cross link can become a bottleneck. Also, since the router
at each node of the Spidergon NoC is a typical one-port
router, the messages may block on occupied injection chan-
nel, even when their required network channels are free.
Moreover, performing broadcast communication in a Spi-
dergon NoC of size N using the most efficient routing algo-
rithm requires traversing N − 1 hops.
2.2 The Quarc
The Quarc NoC improves on the Spidergon scheme by
making following changes: (i) adding an extra physical
link to the cross link to separate right-cross-quarter from
left-cross-quarter, (ii) enhancing the one-port router archi-
tecture to an all-port router architecture and (iii) enabling
the routers to absorb-and-forward flits simultaneously. The
Quarc preserves all features of the Spidergon including the
wormhole switching and deterministic shortest path routing
algorithm, as well as the efficient on-chip layout.
The resulting topology for an 8-node NoC is represented
in Fig. 2.
Unlike the Spidergon NoC, in the Quarc architecture a
messages will be blocked only when its requested network
resources are occupied. This feature significantly enhances
the performance of the network by reducing the waiting
time at source node. Moreover, adding another physical
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Figure 2. Quarc topology (a) vs Spidergon (b)
link to the cross network links improves access to the cross-
network nodes. And last but not the least, the effect of the
modification manifests itself most clearly when perform-
ing broadcast or multicast communication operations. In
the Spidergon NoC, deadlock-free broadcast can only be
achieved by consecutive unicast transmissions. The NoC
switches must contain the logic to create the required pack-
ets on receipt of a broadcast-by-unicast packet. In contrast,
the broadcast operation in the Quarc architecture is a true
broadcast, leading to much simpler logic in the switch fab-
ric; furthermore, the latency for broadcast traffic is dramat-
ically reduced.
2.3 Routing algorithm
2.3.1 Unicast routing
For the Quarc, the surprising observation is that there is no
routing required by the switch: flits are either destined for
the local port or forwarded to a single possible destination.
Consequently, the proposed NoC switch requires no rout-
ing logic. The route is completely determined by the port
in which the packet is injected by the source. Of course,
the NoC interface (transceiver) of the source processing el-
ement (PE) must make this decision and therefore calculate
the quadrant as outlined above. However, in general the PE
transceiver must already be NoC-aware as it needs to cre-
ate the header flit and therefore look up the address of the
destination PE. Calculating the quadrant is a very small ad-
ditional action.
2.3.2 Broadcast operation
Collective communications operations have been tradition-
ally adopted to simplify the programming of applications
for parallel computers, facilitate the implementation of ef-
ficient communication schemes on various machines, and
promote the potability of applications across different archi-
tectures [8]. These communication operations are particu-
larly useful in applications which often require global data
movement and global control in order to exchange data and
synchronize the execution among nodes. The most widely
used collective communication operations are broadcast,
multicast, scatter, gather and barrier synchronization.
The support for collective communication may be im-
plemented in software or/and hardware. The software-
based approaches [7] rely on unicast-based message pass-
ing mechanisms to provide collective communication. They
mostly aim to reduce the height of multicast tree and mini-
mize the contention among multiple unicast messages.
In the tree-based scheme, the multicast problem is find-
ing a Steiner tree with a minimal total length to cover all
network nodes [3]. The tree operation introduces additional
network resource dependencies which could lead to dead-
lock which is difficult to avoid if global information is not
available. Hence, in wormhole-routed direct networks, the
tree based multicast is usually undesirable, unless the mes-
sages are very short.
Broadcast and multicast traffic in Networks on Chip is
an important research field that has not received much at-
tention. A multicasting scheme for a circuit-switched net-
work on chip proposed in [9]. Since the scheme relies on
the global network state using global traffic information it
is not easily scalable. Multicast operation is provided by
Æthereal NoC [10]. However, Æthereal relies on a logical
notion of global synchronicity which is not trivial to im-
plement as the system scales. In [4] a multicast scheme in
wormhole-switched NoCs is proposed. By this scheme, a
multicast procedure consists of establishment, communica-
tion and release phase. A multicast group can request to
reserve virtual channels during establishment and has prior-
ity on arbitration of link bandwidth.
Quarc Broadcast in the Quarc is elegant and efficient:
The Quarc NoC adopts a BRCP (Base Routing Conformed
Path) [1] approach to perform multicast/broadcast commu-
nications. BRCP is a type of path-based routing in which
the collective communication operations follow the same
route as unicasts do. Since the base routing algorithm in the
Quarc NoC is deadlock-free, adopting BRCP technique en-
sures that the broadcast operation, regardless of the number
of concurrent broadcast operations, is also deadlock-free.
To perform a broadcast communication the transceiver
of the initiating node has to broadcast packet on each port
of the all-port router. The transceiver tags the header flit
of each of four packets destined to serve each branch as
broadcast to distinguish it from other types of traffic. The
transceiver also sets the destination address of each packet
as the address of the last node that the flits stream may tra-
verse according to the base routing. The receiving nodes
simply check if the destination address at the header flit
matches its local address. If so, the packet is received by
the local node. Otherwise, if the header flit of the packet
is tagged as broadcast, the flits of the packet at the same
910
Figure 3. Broadcast in the Quarc NoC.
time are received by the local node and forwarded along the
rim. This is simply achieved by setting a flag on the ingress
multiplexer which causes it to clone the flits.
The broadcast in a Quarc NoC of size 16 is depicted in
Fig. 3. Assuming that Node 0 initiates a broadcast, it tags
the header flits of each stream as broadcast and sets the des-
tination address of packets as 4, 5, 11 and 12 which are the
address of the last node visited on left, cross-left, cross-right
and right rims respectively. The intermediate nodes receive
and forward the broadcast flit streams, while the destination
node absorbs the stream.
3 The Analysis Method
The objective of this section is to introduce the model
developed to evaluate the average message latency in the
interconnection networks employing wormhole switching.
We define the latency as the time from the generation of
the message at source node until the last flit of the message
is absorbed by the destination node. The model uses some
assumptions that are widely used in the literature [16, 2].
• Nodes are generating the messages independently and
according to a Poisson process.
• Destination addresses are selected randomly.
• The arrival at each channel is approximated to be a
Poisson process.
• Messages are all the same size and larger than the net-
work diameter.
• The adopted routing is a shortest path deterministic
routing algorithm.
• The network employs wormhole switching.
We view our network as a network of queues, where each
channel is modeled as an M/G/1 queue. For an M/G/1
queue the average waiting time is [11]
WM/G/1 =
λρ
2(1− λx) (1 +
σ2
x2
) (1)
ρ = λx (2)
where λ is the mean arrival rate, x is the mean service time
and σ2 is the variance of the service time distribution.
σ = (x−msg) (3)
where msg is the message length.
The service time at ejection channel equals to message
length, msg, and service time at each intermediate channel
from source to destination may be calculated as
xini =
∑
j
((1 − λ
in
i
λj
Pi→j)Wj + xj + 1)Pi→j (4)
where Wj is approximated using Eq. 1, xj is the mean ser-
vice time at channel j, λini is traffic rate from channel i to
channel j, λj is traffic rate at channel j and finally Pi→j
is the probability of taking channel j after channel i. The
detailed explanation of the analytical model is presented in
Moadeli et al. [15].
The Eq. 4 can be adopted to compute the service time
at all channel from the ejection channel at destination back
to the injection channel at source node. Averaging message
latency over all nodes in the network yield the average mes-
sage latency in the network.
3.1 Traﬃc Analysis
To evaluate the service and waiting time at each chan-
nel the detailed traffic information is required. Traffic on
each channel is comprised of several incoming streams and
will be transmitted to a number of successive channels. In
this section the traffic on each equivalence class has been
provided. As the traffic distribution is slightly different de-
pending on whether the number of nodes is a factor of four
(N = 4x) or only a factor of two (N = 4x + 2) we have
presented them separately when required.
We denote by λ the traffic rate at which a node sends to
each individual destination. Depending the destination ad-
dress a packet may take any of the four injection channels.
The rate on injection links for traffic heading to right sur-
rounding link, left surrounding link, cross-right and cross-
left are denoted by λinj−right , λinj−left , λinj−crs−right
and λinj−crs−left respectively and equal to
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λinj−left = λinj−right =
⌈
N
4
⌉
λ (5)
λinj−crs−right =
⌊
N
4
⌋
λ (6)
λinj−crs−left = (
⌊
N
4
⌋
− 1)λ (7)
The traffic on each surrounding link is comprised of the traf-
fic from three sources, i) cross network link, ii) previous
link and iii) injection link and equals
λsurr =
{⌈
N
4
⌉2
λ N = 4x
(
⌊
N
4
⌋2
+
⌊
N
4
⌋
+ 1)λ N = 4x+ 2
(8)
The traffic on right, left and cross-right ejection links are
denoted by λej−right, λej−left and λej−crs−right respec-
tively and equal to
λej−right = λej−left = (
N
2
− 1)λ (9)
λej−crs−right = λ (10)
And finally, the traffic on right cross-network link,
λcross−right and left cross-network link, λcross−left, are
equal to
λcross−right = λinj−crs−right (11)
λcross−left = λinj−crs−left (12)
4 Validation and Analysis
To validate the analytical model we have developed a
discrete event simulator operating at flit level. Each simu-
lation experiment is run until the network reaches its steady
state, i.e. until a further increase in simulated network cy-
cles does not change the collected statistics appreciably.
The simulator operates on the same assumption as the anal-
ysis. Some of the assumptions are mentioned here. A net-
work cycle is defined as the time required that a flit traverse
between two adjacent router or between a router and an IP.
The time consumed in the routers is also ignored in simu-
lation. Messages are generated at each node according to
a Poisson process. Also all messages are assumed to be of
equal size.
Destinations at each node are selected randomly and the
traffic is uniform. The latency for a message is considered
as the time a message is created in the source to the time
when the last flit of the message is absorbed by the destina-
tion IP.
The model is compared against the simulation results for
numerous configurations by changing the message length
and also the network size. Fig. 4 compares the simulation
results against the analysis for the networks of size 16, 32,
64 and 128 when the length of the message is set to 16, 32,
48 and 64.
The horizontal axis in the figures shows the message rate
while the vertical axis describes the latency. As can be seen
from the the figures the analytical model presents a good
approximation of the network latency in the presence of the
light and heavy traffic. In particular the figures reveal that
the model predicts the network saturation points very accu-
rately.
5 Conclusion
The Quarc introduced as a NoC scheme that is highly ef-
ficient in performing collective communication operations
including broadcast and multicast. In this paper we have
presented an introduction to the Quarc NoC and proposed
an analytical performance model of the communication la-
tency in the Quarc NoC. The simulation results have re-
vealed that the model exhibit a very good degree of accu-
racy in predicting the average message latency in the Quarc
scheme.
Our next objective is to present analytical model for
broadcast and multicast in the Quarc NoC.
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